What is the design process for reducing PCB layers from 6L to 4L to save costs while preserving RF performance?

Recalculate trace widths based on the new dielectrical thickness (prepreg stackup) to maintain 50-ohm impedance. Carefully locate critical return paths and dedicate a solid inner layer for the RF ground reference.